Difference between revisions of "FD DAQ Multiplicity"
Jump to navigation
Jump to search
BrettViren (talk | contribs) (Created page with "= Electronics = Not DAQ, but: * 16 ch input to analog ASIC (FE + ADC), 8:1 digital MUX, 2 channel digital output * 8 ASIC / analog mother board * 8 analog mother boards / FE...") |
EileenBerman (talk | contribs) |
||
| (4 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
| + | ---- | ||
| + | ---- | ||
| + | ---- | ||
| + | ---- | ||
| + | ==<span style="background:yellow">This page has moved to the [https://wiki.dunescience.org/wiki/FD_DAQ_Multiplicity DUNE wiki]</span>== | ||
| + | ---- | ||
| + | ---- | ||
| + | ---- | ||
| + | ---- | ||
| + | |||
= Electronics = | = Electronics = | ||
| − | + | Cold electronics input to DAQ (LArTPC) | |
* 16 ch input to analog ASIC (FE + ADC), 8:1 digital MUX, 2 channel digital output | * 16 ch input to analog ASIC (FE + ADC), 8:1 digital MUX, 2 channel digital output | ||
| Line 22: | Line 32: | ||
* 2 APA | * 2 APA | ||
* 2 COB (16 RCE) | * 2 COB (16 RCE) | ||
| − | * 1 BRC (Board reader computer | + | * 1 BRC (Board reader computer) |
* 2 internal switches (one for RCE, one for SSP) 10Gbps? | * 2 internal switches (one for RCE, one for SSP) 10Gbps? | ||
2 APA can make 6144 Mbps | 2 APA can make 6144 Mbps | ||
| + | |||
| + | There are 75 racks per 10kt. | ||
= Refs = | = Refs = | ||
| − | * CDR figure 4.14 and 4.15 | + | * [http://lbne2-docdb.fnal.gov/cgi-bin/ShowDocument?docid=10690 Dune CDR Volume 4 figure 4.14 and 4.15] |
| − | * [http://lbne2-docdb.fnal.gov:8080/cgi-bin/RetrieveFile?docid=10889&filename=DUNE_DAQOverview_TechReview_Barrv5.pdf&version=6 Overview of | + | * [http://lbne2-docdb.fnal.gov:8080/cgi-bin/RetrieveFile?docid=10889&filename=DUNE_DAQOverview_TechReview_Barrv5.pdf&version=6 Overview of Data Acquisition page 7] presentation by Giles Barr. |
| − | Data Acquisition page 7] presentation by Giles Barr. | ||
* [http://lbne2-docdb.fnal.gov:8080/cgi-bin/RetrieveFile?docid=10886&filename=dune-techrev-may20-2015.pdf&version=2 LAr TPC DAQ page 12] presentation by Matt Graham. | * [http://lbne2-docdb.fnal.gov:8080/cgi-bin/RetrieveFile?docid=10886&filename=dune-techrev-may20-2015.pdf&version=2 LAr TPC DAQ page 12] presentation by Matt Graham. | ||
| + | * [https://docs.dunescience.org/cgi-bin/private/ShowDocument?docid=4064 protoDUNE Numbers] | ||
Latest revision as of 20:59, 18 December 2017
This page has moved to the DUNE wiki
Electronics
Cold electronics input to DAQ (LArTPC)
- 16 ch input to analog ASIC (FE + ADC), 8:1 digital MUX, 2 channel digital output
- 8 ASIC / analog mother board
- 8 analog mother boards / FEMB assembly
- 128 analog channels / FEMB assembly
- 1 digital ASIC, 16 channel input, 4:1 MUX, 4 channel output (each 1Gbps)
- 2Mhz at 12 bits is 24 Mbps
- 16ch*24Mbps*8MUX = 3072Mbps into digital ASIC, (up to 4Gbps out on 4 links)
- 20 FEMB assembly / APA
- 150 APA / 10kt
- 128:4 total channel MUX
DAQ
1 DAQ Rack holding/servicing
- 1 cryo flange
- 2 APA
- 2 COB (16 RCE)
- 1 BRC (Board reader computer)
- 2 internal switches (one for RCE, one for SSP) 10Gbps?
2 APA can make 6144 Mbps
There are 75 racks per 10kt.
Refs
- Dune CDR Volume 4 figure 4.14 and 4.15
- Overview of Data Acquisition page 7 presentation by Giles Barr.
- LAr TPC DAQ page 12 presentation by Matt Graham.
- protoDUNE Numbers
