Difference between revisions of "FD DAQ Multiplicity"

From DUNE
Jump to navigation Jump to search
 
Line 1: Line 1:
 +
----
 +
----
 +
----
 +
----
 +
==<span style="background:yellow">This page has moved to the [https://wiki.dunescience.org/wiki/FD_DAQ_Multiplicity DUNE wiki]</span>==
 +
----
 +
----
 +
----
 +
----
 +
 
= Electronics =
 
= Electronics =
  

Latest revision as of 20:59, 18 December 2017





This page has moved to the DUNE wiki





Electronics

Cold electronics input to DAQ (LArTPC)

  • 16 ch input to analog ASIC (FE + ADC), 8:1 digital MUX, 2 channel digital output
  • 8 ASIC / analog mother board
  • 8 analog mother boards / FEMB assembly
  • 128 analog channels / FEMB assembly
  • 1 digital ASIC, 16 channel input, 4:1 MUX, 4 channel output (each 1Gbps)
  • 2Mhz at 12 bits is 24 Mbps
  • 16ch*24Mbps*8MUX = 3072Mbps into digital ASIC, (up to 4Gbps out on 4 links)
  • 20 FEMB assembly / APA
  • 150 APA / 10kt
  • 128:4 total channel MUX


DAQ

1 DAQ Rack holding/servicing

  • 1 cryo flange
  • 2 APA
  • 2 COB (16 RCE)
  • 1 BRC (Board reader computer)
  • 2 internal switches (one for RCE, one for SSP) 10Gbps?

2 APA can make 6144 Mbps

There are 75 racks per 10kt.

Refs